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Abstract—This paper presents a new advance in Neuro-
Space Mapping (Neuro-SM) techniques for modeling nonlinear
microwave devices. Suppose that existing device models (namely,
coarse models) cannot match the behavior of a new device
(referred to as the fine model). By neural network mapping
of the voltage and current signals from the coarse to the
fine models, Neuro-SM can modify the behavior of the coarse
model to match that of the fine model. However, the efficiency
of mapping depends on both the mapping structure and the
coarse model. In the present paper, a structural optimization
technique is presented to achieve optimal combinations of map-
ping structure and coarse model. An aggressive optimization
formulation exploring detailed structural variations in b oth the
mapping and the coarse model is proposed, where the internal
branches of coarse models and separate mappings for the voltage
and current at gate and drain are used as basic topology
variables. The formulation of such a structural optimization by
an evolutionary optimization algorithm is proposed. Numerical
examples of Metal Semiconductor Field Effect Transistor and
High Electron Mobility Transistor modeling demonstrate that,
by using the proposed algorithm, optimal combinations of space
mapping and coarse model structures can be achieved leadingto
the best modeling accuracy with the simplest mapping function.
Index Terms—genetic algorithms, knowledge-based modeling,
nonlinear device modeling, space mapping
I. I NTRODUCTION
Modeling and computer-aided design (CAD) techniques are
important in helping microwave designers to achieve efficient
design of linear and nonlinear microwave circuits. In recent
years, artificial neural networks (ANNs) [1]–[7] and space
mapping [8]–[12] have been recognized as two important
developments in microwave CAD to address the growing com-
putational challenges in modeling, simulation and optimiza-
tion. Techniques combining ANNs and space mapping have
been developed for electromagnetic modeling [2], nonlinear
device modeling [13] and statistical device modeling [14].In
addition to the combination of space mapping with ANNs,
implementations using Linear Regression Models [15], Neuro-
Fuzzy models [16], locally weighted models [17], and hybrid
models [18], have also been described.
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This paper explores further advances in the application of
ANN and space mapping for modeling of nonlinear microwave
devices. Nonlinear device modeling is an important area of mi-
crowave CAD, and many device models have been developed
[19], [20], such as physics-based models [21]–[23], equivalent
circuit based models [24]–[29], or table based models [30].
With the continuous development of semiconductor device
technologies, new devices constantly evolve and existing mod-
els need to be updated. The need for faster model development
cycles also demands new CAD methods for modeling, so
the task of model development becomes more efficient and
systematic.
Recently, a CAD method for nonlinear device modeling,
called Neuro-Space mapping (Neuro-SM) technique has been
introduced [13], [31]. The methods start from a known equiv-
alent circuit model that is already a coarse approximation of
the new device behavior. We refer to this existing equivalent
circuit model as the coarse model. A generic method like
ANN is then applied to map or modify the voltage/current
relationship in the coarse model to match that of the new
device data. The final model, i.e., the Neuro-SM model, is a
combination of both the ANN mapping and the coarse model.
The ANN part of the overall model is referred to as the
mapping structure, and the existing equivalent circuit model
as the knowledge that is integrated with the ANN. In this way
we can “repair” (i.e., improve) an existing model by a CAD
method such that the final model matches the new device much
better. The specific mapping structure for nonlinear device
modeling introduced in [31] and [13] was based on an input-
apping concept, the earliest type of space mapping originally
formulated for EM optimization [10]. There is no guarantee
that the input-mapping structure is the best mapping structu e
for all device examples. For example, the input mapping may
not be sufficient if the output of the fine model is beyond
the output range of the coarse model. Fortunately, a variety
of mapping methods have been developed in passive/EM
modeling that can be adopted for nonlinear device modeling,
such as space mapping [8], [11]–[14], difference mapping (or
difference method) [5], output mapping [5], prior knowledg
input (PKI) method [32], and knowledge-based neural network
involving hybrid mapping [5], [33].
The overall efficiency of a general Neuro-space mapping
model depends on the quality of the equivalent circuit model
and the suitability of the mapping structure. In order to obtain
optimal overall model accuracy it is important that the best
combination of equivalent circuit model and mapping structure
is used. Which model/mapping combination performs best is
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difficult to determine up-front since it depends on the data
and the problem characteristics [11], [33]. Thus, this problem
must be solved on a case-by-case basis, each time a new
device is considered. However, there are many combinations
of possible equivalent circuit models and mapping structures.
It is very expensive to fully exploit this rich combination
due to the cumbersome manual process of selecting structural
combinations and optimizing the model and mapping param-
eters exhaustively. This also means that there is still a large
potential for improvements in accuracy if the space of different
combinations is searched more efficiently. This brings us tothe
motivation of this paper.
We present a new methodology for nonlinear device mod-
eling that is not tied to a particular device, an empirical
approximation, or a mapping structure. The paper describesan
approach to explore the space of mapping structures by formu-
lating the Neuro-SM structural optimization problem with an
evolutionary optimization algorithm. To enrich the optimiza-
tion search space and extract maximum possible improvements
in modeling with simpliest mapping function, we also break
down the mapping structure into finer structural variables for
optimization. For example, separate mapping structures for
voltage mapping, current mapping, transistor gate mapping, or
drain mapping. In addition, since the efficiency of the mapping
depends on the quality of the nonlinear equivalent circuit
model, we go one level deeper by decomposing the equivalent
circuit models into their constituent internal branches and
allow mixing of these branches across different model types.
This further enriches the optimization search space, i.e.,th
different combinations of mapping structures and equivalent
circuit models, allowing potentially superior models compared
to traditional pure equivalent circuit models or hybrid models
with predetermined mapping structures such as in [13]. This
also allows for simpler mapping functions, which is desirable.
In our implementation of the optimization, the final solution
(a model) from the evolutionary optimization program is a
simple netlist representing the complete and optimal model
structure (including equivalent circuit and mapping network),
and optimized parameter values of all the functions in the
model.
II. EVOLUTIONARY KNOWLEDGE-BASED MODELING
A. Motivation
The starting point of our work is that the existing model
cannot match the new device behavior. The existing equivalent
circuit models, called coarse models, need to be modified and
extended in order to accommodate for new device behavior.
Manual modification of models is a trial and error process and
hybrid methods have been developed to help map the coarse
model to the device data [8], [11]–[14], [31], [33], [34].
However, there are a variety of mapping methods and the
optimal mapping choice is typically not well defined since
it depends mutually on the problem and the given nonlinear
equivalent circuit model (the better the nonlinear equivalent
circuit model, the simpler the mapping structure). This mutual
dependence cannot be solved in an a priori manner since
no mathematical procedure is available for such variationsof
space mapping methods during nonlinear device modeling.
A further problem is that with a given set of equivalent mod-
els as is, simple mapping functions may still be insufficientto
achieve the desired accuracy. We need to allow both parametric
and structural variations inside the equivalent circuit models
to improve the accuracy with respect to the data, so that we
can achieve best accuracy in the final model with simplest
m pping functions.
The result is a combinatorial explosion due to the cross-
product of different mapping methods and structural variations
of each equivalent circuit model type. Navigating this search
space is very human intensive and can only be done for a
limited set of possible solutions. Significant cost savingsand
potentially large gains in accuracy could be obtained if this
search is automated and parallelized in an efficient way.
B. Genetic Algorithms
We propose the use of evolutionary search to tackle the
aforementioned problem. In particular, a genetic algorithm
is defined that starts from an initial population of mapping
structures and nonlinear equivalent circuits (which may be
randomly generated) and uses specific reproduction operators
to generate new circuit models based on the previous popu-
lation. Proper definition of the reproduction operators allows
the algorithm to efficiently explore the large search space to
quickly come to an optimal solution.
An important advantage of evolutionary methods over clas-
sic optimizers such as Broyden–Fletcher–Goldfarb–Shanno
is that evolutionary methods are well suited to structural
topology optimization while classic methods are more suitable
to continuous optimization problems in a real valued space.
An advantage over other direct search methods like Particle
Swarm Optimization [35] is that the user can exercise fine
control over the concrete representation and genetic operators
used. This allows the genetic algorithm to be fine-tuned to the
problem at hand, making the incorporation of problem specific
knowledge, constraints, and requirements more convenient.
C. Chromosomal Encoding of the Model Search Space
The purpose of the genetic algorithm is to find the optimal
mapping structure for an existing coarse model. The associated
topology of the equivalent circuit model, or coarse model, can
also be optimized automatically to explore the search spacein
order to come to an improved overall model.
In order to make this possible, we must first formulate a cod-
i g scheme to represent the different mappings and associated
equivalent circuits. This coding scheme must be a function
that uniquely translates a mapping structure/equivalent circuit
model combination into a code that the genetic algorithm can
work with. For this paper, we take the building blocks of the
code to be the different mapping types and the different ele-
ments (different branches) of one or more existing equivalent
ci cuit models.
In the next subsection we first discuss the base equivalent
circuit model employed in this paper and how the different
types of mapping structures are implemented around it. The
subsequent subsection will then discuss how the equivalent
circuit model itself can be encoded and its topology optimized.
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Figure 1: Base circuit model example (the intrinsic equivalent
circuit of a transistor) with three nodes (Gate, Drain, and
Source). All branches, including the capacitors, are nonliear
elements in general.
1) Mapping Structure Implementation:This paper is con-
cerned with modeling a transistor and we focus on the most
difficult part of the transistor modeling, the nonlinear intri sic
part [36]. Assuming that the extrinsic elements are fixed and
can be separately determined fromS-parameter measurements
[36], we only consider modeling the intrinsic circuit. We use a
base circuit model with three nodes for the intrinsic modeling
of the transistor device, i.e., the gate, the drain, and the source
terminals, denoted byG, D, andS, respectively. We denote the
branches connecting the three nodes byB = {GS,GD,DS},
with each branch containing one or more elements (e.g., diode,
nonlinear capacitor, nonlinear controlled current source, etc.).
An example of such a circuit structure is shown in Fig. 1. This
is an example of the coarse model part in the overall model.
We now temporarily assume a fixed topology for the
equivalent circuit model and discuss the different mapping
structures and how they are implemented. With mapping we
mean that the gate and drain voltage signals of the device
(i.e., the fine model) will not be applied directly to the coarse
model. Instead, they will be modified (mapped) and only then
applied to the coarse model. Similarly, the gate and drain
current signals can also be mapped. However, there are many
different ways in which the behavior of the coarse model
may be misaligned with the true device data: Ranging from a
simple misalignment easily corrected by a shift and scaling
(linear mapping) in the input space, to a highly nonlinear
misalignment requiring a complex correction operator in the
output space. Depending on the nature of the misalignment
(simple, complex, in the input space or output space, etc.)
different mapping methods or a combination of methods will
be required. It is not always obvious which mapping method
is most suited in advance.
Fig. 2 shows the base circuit model example from Fig.
1 extended with elements that make the different mappings
possible. A common source implementation is considered
here. The interpretation is as follows: given the gate and drain
terminal voltage signalsvg andvd as inputs, the gate and
drain current signalsig and id of the modeling problem are
solved from those of the equivalent circuit model (defined as
vgmap, vdmap, igmap, and idmap) through the application of input
mapping, output mapping, difference mapping, or any subset
thereof. We now discuss each of these three possibilities in
turn.
a) Input Mapping: In the input mapping method, the
mapping function maps the input space of the original problem
onto a coarse model input space [13]. The coarse model is
an existing equivalent circuit model that cannot representa
new device behavior accurately in the original input space.
By applying input mapping, the coarse model with mapped
inputs can produce the outputs with improved accuracy [13].
Input space mapping is achieved by adding voltage controlled
voltage sources that perform a mapping ofvg andvd onto
vgmap andvdmap through
vgmap = fIMg(vg,vd) (1)
vdmap = fIMd (vg,vd) (2)
where fIMg(·) and fIMd (·) represent the input mapping equa-
tions for the gate and drain voltage signals, respectively.Input
space mapping is most effective when only the input of the
coarse model needs to be realigned [33]. The simpler this
realignment (i.e., depending on the coarse model) the more
straightforward the implementations offIMg(·) and fIMd (·).
Thus, a poor choice for the coarse model will make construct-
ing an accurate mapping function considerably more difficult.
If no input mapping is requested by the algorithm, an identity
function is used, i.e.,fIMg(vg,vd) = vg and fIMd(vg,vd) = vd.
b) Output Mapping:With output mapping, the appoxi-
mator learns the relationship between the outputs of a prior
knowledge model and the original problem. We use the Prior
Knowledge Input (PKI) formulation [32] of output mapping.
Output mapping is applied on the output currents and input
voltages of the equivalent circuit model using controlled
current sources:
i′g = fOMg(vg,vd, igmap) (3)
i′d = fOMd(vg,vd, idmap) (4)
where i′g and i
′
d are intermediate values of gate and drain
currents, respectively, andfOMg(·) and fOMd (·) represent the
output mapping equations for the gate and drain current
signals. Hence, as opposed to input space mapping, output
mapping is most effective when only the output of the coarse
model needs to be realigned [33]. Similarly, an optimal choie
for fOMg(·) and fOMd(·) depends on the quality of the coarse
model. Again an identity mapping is used if no output map-
ping is selected by the algorithm, i.e.,fOMg(·) = igmap and
fOMd(·) = idmap.
c) Difference Mapping: The mapped output currents
from (3) and (4) can further be corrected by applying differ-
ence mapping using controlled current and charge elements,






d + fDMd(vg,vd) (6)
where
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Figure 2: Base circuit model from Fig. 1 extended with mappings (represented by controlled sources in the circuit form).All
three mappings (input mapping, output mapping, and difference mapping) are shown on the figure, both on the gate terminal
and the drain terminal.
fDMg(vg,vd) = ∆ig(vg,vd)+∆Q̇g(vg,vd) (7)
fDMd(vg,vd) = ∆id(vg,vd)+∆Q̇d(vg,vd) (8)
In (7) and (8), ∆ig (∆id) and ∆Qg (∆Qd) represent the
current and charge corrections for the gate (drain) terminal,
and ∆Q̇g and ∆Q̇d are the time derivatives of the correction
charges.fDMg(·) and fDMd(·) represent the difference mapping
equations and both are zero if no difference mapping exists.
Difference mapping is most effective if the difference betwen
the coarse model and the true data follows a predictable pattrn
[33].
There are many possible implementations for
fIMg(·), fIMd (·), fOMg(·), fOMd(·), fDMg(·) and fDMd(·),
ranging from simple linear mappings to powerful ANN-based
mappings [13], [14]. As discussed in Subsection II-A, the
optimal choice will depend on the problem and available
coarse model structures. By allowing topological optimization
in coarse models, our algorithm achieves overall model
accuracy by maximum use of coarse model information with
the simpliest form of mapping, the linear mapping.
2) Equivalent Circuit Encoding and Solution Representa-
tion: Recall from Fig. 1 that we assume a base circuit model
with 3 nodes denoted byG, D, Sand three connecting branches
B = {GS,GD,DS}. Let Eb,b∈B be the discrete variable repre-
senting the type of element present in a branch (e.g.,E = 1:
Diode, E = 2: Capacitor, etc). In addition, since we wish to
explore different circuit topologies we allow multiple parallel
branches for each of the 3 main intrinsic branches. Letp
denote the number of such parallel branches. This means that
a complete circuit with a maximum ofp parallel branches for
each main branch can be written as a set of three-tuples:
{(EGS1,EGD1,EDS1), ...,(EGSp,EGDp,EDSp)} (9)
This is illustrated graphically in Fig. 3. As an example, the
equivalent circuit model shown in Fig. 1 can be expressed
by taking p= 2, two nonlinear capacitors forEGS1 andEGD2,
two diodes forEGS2 andEGD1, a nonlinear source forEDS1,
and using the respective formula for each element.
Besides different circuit topologies, we go beyond pure
models where each element is approximated by the same type
Figure 3: Generalized base circuit model withp parallel
branches connecting the base circuit nodesG, D andS.
of equivalent circuit model. We wish to allow a hybrid equiv-
alent circuit model where each elementEbr (b∈ B, r = 1, .., p)
may be approximated by a different equivalent circuit model
type. Let M be a discrete variable that represents the model
type (e.g.,M = 1: Curtice model [24],M = 2: Materka model
[26], etc.). The circuit representation then becomes:
{((M,E)GS1,(M,E)GD1 ,MDS1), ..., (10)
((M,E)GSp ,(M,E)GDp,MDSp)}
with the tuple(M,E)br representing the elementE in parallel
branch r of main branchb ∈ B whose approximation is
dictated by model typeM. Since we assume the use of
voltage controlled current sources for theDS branch, we can
omit the element type parameter in theDS branch from the
chromosome representation.
Finally, we come to the optimal choice of the mapping
structure, which is applied to the circuit model as discussed
so far. LetK denote the type of mapping used (e.g.,K = 1:
input mapping,K = 2: output mapping, etc.) and let the
subscriptsG andD indicate if the mapping is applied on the
gate terminal or the drain terminal. If a mapping is not applied,
this is denoted byK = 0. Together, this results in the following








MGS1 EGS1 MGD1 EGD1 MDS1 KG1 KD1
MGS2 EGS2 MGD2 EGD2 MDS2 KG2 KD2
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Note that this setup allows different mappings to be applied
to the gate and drain separately and allows multiple mapping
types to occur concurrently. The only restriction is that input
mapping, output mapping, and difference mapping may only
occur once in each mapping column (for example, applying
output mapping twice on the drain terminal is not allowed).
Absence of a certain branch or mapping is indicated by zeros
at the corresponding locations. A graphical representation of
the matrix in (11) is shown in Fig. 4.
Figure 4: Graphical representation of encoding an equivalent
circuit model and mapping structures as a matrix. A mapping
type can only occur once in each mapping column. If a branch
or mapping is not present this is denoted by zeros at the
corresponding locations.
The matrix in equation (11) represents the chromosome of
an individual, withM, E, K representing the different genes.
In a real organism each gene has a number of alleles that
can occupy each of the gene loci. The same is true here. In
the concrete implementation, each of the symbolsM, E, K
is represented by a number that indicates the model type,
the element type, and the mapping type, respectively. Table
I shows the different alleles used for each gene. Thus, we
have reduced the problem to combinatorial optimization, the































with NM, NE andNK representing the number of different
model types, element types, and mapping types, respectively.
Thus each circuit generated by the genetic algorithm is en-
coded as ap-by-7 matrix, wherep is the number of parallel
branches defined in (9).
Table I: Encoding table containing codes for each allele used
in the chromosomal encoding.
Chromosomal encoding
Model type (M) 1: Curtice, 2: Materka, 3: Chalmers
Element type (E) 1: Capacitor, 2: Diode
Mapping type (K) 1: Input mapping, 2: Output mapping
3: Difference mapping
An example of a coarse model (without mapping structures)
and its equivalent representation in matrix form is shown in
Fig. 5. The circuit has a Chalmers capacitor and a Curtice
diode in theGSbranch and two Materka capacitors with dif-
ferent nonlinear coefficients, a Curtice diode, and a Chalmers
diode in theGD branch. A Materka source in theDS branch
completes the circuit. Such topological mixing of different
equivalent circuit models allows for more freedom and flexi-
bility to fit the device behavior with improved accuracy over
traditional homogeneous equivalent circuit models and/orto
permit a simpler mapping structure.
Figure 5: Example of encoding a circuit topology into a
c romosome using the proposed encoding from (11). The
numbers on the circuit represent the model type used (see
Table I). The circuit has a Chalmers capacitor and a Curtice
diode in theGSbranch and two Materka capacitors with dif-
ferent nonlinear coefficients, a Curtice diode, and a Chalmers
diode in theGD branch. A Materka source in theDS branch
completes the circuit. Such hybrid of different model types
allows flexibility of mapping and expands the search space
for improved accuracy.
An example with explicit mapping structures is depicted in
Fig. 6. In this example input mapping and output mapping are
applied to the gate terminal and difference mapping is applied
to the drain terminal.
D. Genetic Operators
Once an encoding scheme has been defined, it becomes
possible to define the genetic operators. Recall from Section
II-B that the genetic algorithm starts from a population of tran-
sistor models. Based on this population (namely the parents),
the genetic algorithm generates a new population (namely th
children) of transistor models based on two genetic operators:
mutation and crossover. Which models are selected as parents
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Figure 6: Circuit encoding example with mapping structures.
Input and output mappings are applied to the gate terminal,
while difference mapping is applied to the drain terminal.
Figure 7: Example of applying the“Delete a random row”
mutation operator, resulting in eliminating the diode in the
GSbranch and the capacitor in theGD branch.
is determined by a selection function. The selection function
will take into account the fitness (defined as the model
accuracy in terms of training error, described in section II-E)
of each transistor model so that models with a better accuracy
(or lower training error) have a higher probability of being
selected as parents. Thus by iteratively applying the genetic
operators on a starting population, selection should drivethe
population to the optimal solution.
1) Mutation: The purpose of the mutation operator is to
ensure that every region of the search space can be reached. It
should therefore contain sufficient randomness to make this
possible. We employ a meta-mutation operator that selects
one or more simple mutation operators according to various
probabilities. LetX be the matrix in (11) which represents a
particular encoded circuit. The simple mutation operatorsare
formulated as follows:
• Delete a random row: a row r (1 ≤ r ≤ p) is chosen
randomly fromX and replaced by a row of zeroes. This
has the effect of deleting one parallel branch from each
of the three main circuit branches (GD,GS,DS). This
operator is illustrated in Fig. 7.
• Replace a random row: a row r is chosen randomly
from X and replaced by a randomly generated vector
[MGSr ,EGSr MGDr ,EGDr ,MDSr ,KGr ,KDr ]. This will add or
replace an existing mapping structure or parallel branch.
• Rotate the model types: the non-zero model types
[MGSr ,MGDr ,MDSr ] of each row r of X are permuted
one clockwise cycle resulting in[MDSr ,MGSr ,MGDr ]. For
example, if this operator is applied to the circuit in Fig.
5 the GS branch will contain a Materka capacitor (type
inherited from the original Materka source in theDS
branch) and Materka diode (from the Materka capacitor in
the second parallel branch ofGD) instead of a Chalmers
capacitor and Curtice diode.
• Rotate the element types: the same as the previous oper-
ator only now applied to the element types in theGSand
GD branches.
• Swap the mapping structures: the mapping structures that
are applied to the drain terminal are switched to the gate
terminal, and vice versa. ThusKDr swaps places with
KGr for each row r of X. An illustration is given in
Fig. 8. First input mapping and output mapping were
applied on the gate terminal and difference mapping on
the drain terminal. After applying the mutation operator
the situation is reversed.
• Delete a random branch: a row r and branchb from
X is chosen randomly, uniquely identifying a particular
parallel branch, i.e., a tuple (Mbr ,Ebr ). This branch is then
deleted from the circuit. This procedure is repeated three
times.
• Replace a random branch: the same as the previous
operator instead now the randomly selected branch is
replaced by a randomly generated one. If the selected
branch was empty (consisted of zeroes) this amounts to
adding a new parallel branch. This is repeated twice.
The inherent nature of Genetic algorithms is that many aspect
of the algorithm are decided using probability rather than
deterministically. For example, which subset of operatorsis
applied on a given individual will depend on the outcome of a
random number generator. The advantage of this approach is
that it still allows for large jumps in the search space without
completely destroying the individual in one step (as would
be the case if one single, complex mutation operator was
used). Note that the collection of simple operators edge on the
conservative side when it comes to circuit complexity. Three
of the operators leave the size of the circuit unchanged, twoof
the operators remove branches, while two potentially add new
elements. This helps ensure that the genetic algorithm does
not needlessly generate overly complex circuits.
2) Crossover: The purpose of the crossover operator is
to recombine genetic information from two parents in order
to produce one or more offspring. The offspring contain
recognizable genetic information from both parents.
We again use a combination of different simple recombina-
tion operators that act on two parentsX1 andX2, both encoded
using (11):
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Figure 8: Example of applying the“Swap the mapping structures”mutation operator. The mappings that applied to the gate
terminal are transferred to the drain terminal and vice versa. In the figure this means that first input mapping and output
mapping were applied on the gate and difference mapping on the drain. After applying the mutation operator the situationis
reversed.
















replaces the equivalent sub-matrixMX2 of X2 and vice
versa. To prevent orphaned model types only non-zero
elements are replaced. As an example, this means a parent
circuit which contains a mixture of Materka and Curtice
elements in itsGD branch will result in a child circuit
with the exact same elements but now approximated by
the Chalmers equations (if we assume the other parent
only has Chalmers elements in itsGD branch).
• Swap the elements: this operation is equivalent to the
previous operator except this time only element type

















Thus now the element types are changed while the model
types remain fixed. For example, application to a circuit
with two Materka diodes in a certain branch may result
in a circuit with two Materka capacitors in that branch.
• Swap the mapping structures: analogous to the previous

















As an example, by applying this operator, the mapping
structures that surrounded the equivalent circuit model
of X1 are transferred to the equivalent circuit ofX2.
Likewise, the mapping structures that surrounded the
equivalent circuit ofX2 are transferred to the equivalent
circuit of X1. The mapping information is effectively
exchanged leading to two possible offspring. If neither
parent contains a mapping then this operator falls back
to swapping the model types.
• One-point row crossover: classic one-point-crossover is
performed on the matrix rows. A rowr is selected
randomly and an offspring is generated by taking rows
1 to r − 1 from X1 together with rowsr to p from X2.
A second offspring can be generated by reversing the
roles of X1 and X2. In circuit terms, this means that the
outer p− r parallel branches of the parent circuits are
exchanged in order to generate two offspring.
• Exchange a branch: a branchb∈ {GS,GD,DS} is chosen
randomly and exchanged between both parent circuits
with all attached parallel branches.
However, in contrast to the mutation operator, only a
single recombination operator can be active at a time. Fig.
9 illustrates the application of the branch exchange operator
(only one of the two possible children is shown).
3) Repair function:Finally, the reader may have noted that
without further modifications, the algorithm as described so
far may generate invalid circuits. Therefore at the end of
each genetic operator an extra check on the circuit topology
is performed, and the individual is repaired if necessary. For
example, if the circuit is not closed, a random branch is added
to close the circuit.
E. Fitness Function
1) Decoding a solution matrix into a circuit netlist:The
fitness function is the core of the genetic algorithm. It maps
an individual from the population onto a scalar score which
represents the difference between the model and the transistor
device data. In doing so, it must decode the matrix representing
the individual into an equivalent circuit model. To make
this possible, the fitness function uses an eXtensible Markup
Language (XML) [37] file that contains the approximation
quations (in a netlist compatible format) for each possible
element that can occur in the circuit.
Fig. 10 shows an example of two elements that the XML
file may contain. The first element contains the equation of a
capacitor (which occurs in theGS branch) approximated by
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Figure 9: Example of applying the “Exchange a branch”crossover operator. In this case theGD branch is randomly chosen
and exchanged between the two parents (including all parallel branches). Only one of the two possible children is shown in
the figure: the child which inherits everything form the parent on the right, except theGD branch, which it inherits from the
parent on the left. This is equivalent to exchanging the 3rd and 4th columns in the matrix encoding.
the Chalmers model. The second element shown in Fig. 10
holds the equations for a linear difference mapping on the
gate terminal. Thus, as is clear from the figure, XML is a
markup language (i.e., it annotates existing data) that permits
standardized representation of structured data. The choice f r
XML was natural since it is the defacto standard for structured
data representation, and support for it is built-in to virtually
every programming language and development environment. It
also allows the extension of this approach to new equivalent
circuit models and mapping types in the future.
Furthermore, once data information is stored in XML format
it becomes very easy to manipulate and extend. In particular
querying the XML data for specific information can be easily
done. This is made possible through the XML Path Language
(XPath) [39]. For example, if one wanted to uniquely retrieve




Thus a matrix that represents an encoded circuit based on
(11) can be easily mapped onto a series of XPath calls that
collect the necessary elements that make-up the circuit. These
elements are then combined and merged into a base template
netlist in order to arrive at the final netlist that fully implements
the circuit. This netlist can then be executed by the circuit
simulator.
2) Mapping a circuit to a fitness value:The next step is
to produce a scalar fitness value for a given netlist, this is
the task of the fitness function. The fitness function should
assess the quality of a given netlist against the criteria selected
by the designer. In this paper we have restricted ourselves to
minimizing the error between the circuit model and the true
device data. Though other metrics (such as a stability related
term) could be included as well.
Let N be a netlist that implements a particular circuit.N is
the result of decoding an encoded matrixX according to the
procedure described in subsection II-E1. The accuracy ofN
as a model of the transistor in question, is calculated based
on the training data, such as theDC and bias-dependentS-
parameter data. Let this data be denoted byy and the number
of data samples byn. In addition, the empirical equations in
each branch of the equivalent circuit model contain a number
of parameters that must be set (e.g., theP11 andP21 parameters
from Fig. 10). LetθE denote the values of these parameters and
let NθE be the circuit represented by netlistN whose circuit
parameters have been set toθE. Let g(·) be a function that
represents the execution of the netlist by the circuit simulator.
ỹ = g(NθE) then denotes the prediction of the training data
by NθE . In order to achieve maximum accuracy,θE must be
optimized to an optimal valueθ ∗E. This can be performed by
a circuit simulator (in this paper we use Agilent Advanced
Design System (ADS) [38]). The optimization routines present
in the circuit simulator will optimizeθE in order to accurately
fit the empirical equivalent circuit model to the training data.
Denote this optimized circuit model byNθ∗E with
θ ∗E = argminθE
h(y,g(NθE)) (16)
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Figure 10: Example XML fragment for storing the implemen-
tation of each of the elements that may appear in a circuit.
The approximation for a circuit element/mapping is split into
different parts: the actual equation (the<Functions> tag),
where the equation is used in the circuit netlist (<SDD> tag),
and the parameters that occur in the equation (<Parameters>
tag). Theopt{...} specifiers indicate to the circuit simulator that
will process this netlist that those parameters are optimizable
within the given bounds. In this example the circuit simulator
used is ADS [38].
The score returned by the functionh(·), and minimized by the
circuit simulator, is a weighted sum (using weightswi with
||w|| = 1) of the absolute error on theDC and the real and





wi ·ASE(yoi , ỹoi ) (17)
Where yoi and ˜yoi represent the true and predicted
values of each output, i.e., the drain current
Id, and the real and imaginary S-parameters
(oi, õi ∈{ Id, real(S11), imag(S11), real(S12), imag(S12),
real(S21), imag(S21), real(S22), imag(S22)}). The Average
Scaled Error (ASE) betweenyoi and ˜yoi is defined as






|yoik − ˜yoik |
|max(yoi )−min(yoi )|
(18)
where i, i = 1,2, ...,9 denotes the index of outputs, andk,
k= 1,2, ...,n denotes the index of the data samples.
Note that so far we have only discussed the optimization
of the parameters in the equivalent circuit models themselve .
If a mapping structure is present in an individual solution,
the parameters of that mapping (denoted byθM) need to be
optimized as well (e.g., theag0, ...,bg0 parameters from Fig.
10). However, the effective use of mapping structures requis
that the circuit without mapping is already of reasonable
quality [11]. Therefore, if a solution contains one or more
mapping structures, two optimizations are performed. First the
circuit is optimized overθE without the mapping structure in
order to findNθ∗E as in (16). Then, for the fixed value ofθ
∗
E,
an optimization is performed overθM to find the optimal set
of mapping parametersθ ∗M:
θ ∗M = argminθM
h(y,g(N{θ∗E,θM})) (19)
Let N{θ∗E,θ∗M} be the netlistN whose parameters are set to these
optimal values. The final fitness value returned for a given
netlist N is thus
f itness(N) = h(y,g(N{θ∗E,θ∗M})) (20)
The full search by the genetic algorithm in order to find the
optimal circuit topology with optimal mapping structureN∗




This whole process is illustrated graphically in in Fig. 11.
3) Parallel execution of circuit simulations:The repeated
optimization of each solution generated by the genetic al-
gorithm can be expected to be computationally expensive.
Luckily, a major advantage of evolutionary algorithms is that
hey naturally allow for parallelization. The parallel computing
model is Single-Process-Multiple-Data thus the fitness of each
circuit in the population can be calculated independently on
different CPU’s. Thus the fitness function is implemented
so that multiple circuit simulator instances can be run in
parallel, each simulating a particular circuit of the population.
In addition a fitness cache is used to prevent running the
same simulations twice (through selection and elitism the
population may contain duplicates), reducing the running time
even further. This can be done since the simulations are
deterministic.
Finally, note that the circuit topology and type of elements
produced by the proposed method are not completely ran-
domly created from scratch, rather they are re-combinations
of corresponding branches (i.e., meaningful branches) from
various existing models. This helps confine the stability prop-
erty of the neuro-space mapped models generated from the
proposed algorithm to be similar to that of the manually
constructed neuro-space mapped models. A possible future
study to further ensure stability is to expand the fitness
function of the genetic algorithm to include a penalty term
related to stability of the model.
III. E XAMPLES
A. Evolutionary Modeling of a GaAs MESFET Device
This example illustrates the proposed technique on a large-
signal Field-Effect-Transistor (FET) model trained with both
DC and bias-dependent S-parameter data. The fine device data
is generated using an ADS internal GaAs FET model [13],
[25]. The data is available at 20 frequencies (1-20 GHz) and
125 biases (Vg ∈ [−1,0] V, Vd ∈ [0.2,5] V).
The equivalent circuit models used as building blocks for
the genetic algorithm are the Curtice model [24], the Materka
10
Figure 11: Flowchart for the evolution of optimal Neuro-SM
models.
model [26], and the Chalmers model [27]. The mapping
structures included are input mapping, output mapping, and
difference mapping. For this paper we build upon the neuro-
space mapping approach described in [13] and [14]. However,
now the focus is on type selection of the mapping structure
while at the same time achieving best possible quality of the
equivalent circuit. This is made possible by mixing model
types and performing circuit topology optimization. We wish
to keep the mapping structure simple to make the model more
efficient and robust. For this reason we use a linear ANN
for fIM and fOM which is a simpler version of the general
nonlinear ANN-based mapping used in [13].
The maximum number of parallel branches (p) was set to
4. If we then calculate the number of possible circuits (i.e.,
the size of the search space) according to (12) we see that this
is more than 9.50×107. Far too large to explore manually.
All tests were run on a Matlab 7.8 R2009a platform [40]
(a) Initial solution from the first generation (fitness
= 0.171)
(b) Intermediate solution (fitness = 0.010)
(c) Final solution after 100 generations (fitness = 0.001)
Figure 12: Genetic Algorithm generated solutions for the
MESFET example.
utilizing ADS 2006 [38], the Matlab Genetic Algorithm &
Direct Search, and parallel computing toolboxes. Simulations
were run on a Quad Core Intel machine with 2GB main
memory running Ubuntu Linux 8.10. Using the local scheduler
from the parallel computing toolbox, this allowed for runnig 4
ADS simulations in parallel. If also the distributed schedul r
is available, the implementation can also seamlessly run on
a large cluster or grid of machines, without requiring any
modifications to the code.
During the execution of the genetic algorithm, ADS was
configured to perform 10 optimization iterations using the
standard gradient-based method per circuit fitness evaluation.
The time for one fitness evaluation is roughly 180 seconds
on average for an individual with no mapping and double
that if one or more mapping structures are present. The initial
values for each of model parameters were set to good, sensibl
values. The final solution was optimized for an additional
200 iterations. If ADS failed to converge during the coarse
model parameter optimization, a score of 1000 was assigned
to the individual causing the failure. If the failure occurred
during the mapping optimization, the score of the individual
without mapping is returned. The population size was set to
20, the maximum number of generations to 100, the crossover
11
































































































































Device Data   Solution by Proposed Method   Pure Materka   Pure Chalmers + Output Mapping
Figure 13:S-parameter plot for(Vg,Vd) ∈ {(−1,0),(0.2,5)} for the MESFET example.

































Hybrid Solution of Proposed Method (left most bar)
Pure Curtice
Pure Curtice + Input Mapping
Pure Curtice + Output Mapping
Pure Curtice + Diff Mapping
Pure Materka
Pure Materka + Input Mapping
Pure Materka + Output Mapping
Pure Materka + Diff Mapping
Pure Chalmers
Pure Chalmers + Input Mapping
Pure Chalmers + Output Mapping
Pure Chalmers + Diff Mapping (right most bar)
Figure 14: Comparison of the model from the proposed evolutionary modeling method with pure models on the MESFET
modeling problem (Average Scaled Error). A lower fitness means that the overall error ofDC andS-parameters is lower and
that the model is more accurate. The solution from the proposed method is a hybrid model with mappings and gives the best
accuracy overall.
12



































Hybrid Solution of Proposed Method (left most bar)
Pure Curtice
Pure Curtice + Input Mapping
Pure Curtice + Output Mapping
Pure Curtice + Diff Mapping
Pure Materka
Pure Materka + Input Mapping
Pure Materka + Output Mapping
Pure Materka + Diff Mapping
Pure Chalmers
Pure Chalmers + Input Mapping
Pure Chalmers + Output Mapping
Pure Chalmers + Diff Mapping (right most bar)
Figure 15: Comparison of the model from the proposed evolutionary modeling method with pure models on the MESFET
modeling problem (Maximum Absolute Error). A lower fitness value means a more accurate model. The solution from the
proposed method, which is a hybrid model with mappings, gives th best accuracy.
Table II: Comparison of the model from the proposed evolutionary modeling method with pure models on the MESFET
modeling problem. A lower fitness values means a more accurate model. The solution from the proposed method is a hybrid
model with mappings and gives the best accuracy overall.
Average Scaled Error (ASE)
Fitness DC |S11| |S12| |S21| |S22|
Solution of Proposed Method 0.0019 0.0040 0.1133 0.0099 0.0055 0.0168
Pure Curtice 0.0422 0.0231 0.0941 0.0471 0.0300 0.0926
Pure Curtice + Input Mapping 0.0159 0.0087 0.2958 0.0733 0.0144 0.0547
Pure Curtice + Output Mapping 0.0244 0.0200 0.1838 0.0554 0.0191 0.0763
Pure Curtice + Diff. Mapping 0.0419 0.0245 0.2785 0.0438 0.0294 0.0777
Pure Materka 0.0261 0.0190 0.0845 0.0550 0.0196 0.0661
Pure Materka + Input Mapping 0.0205 0.0195 0.2315 0.0637 0.0149 0.0660
Pure Materka + Output Mapping 0.0235 0.0202 0.2012 0.0600 0.0189 0.0863
Pure Materka + Diff. Mapping 0.0285 0.0206 0.2512 0.0548 0.0200 0.0672
Pure Chalmers 0.0040 0.0070 0.0410 0.0401 0.0136 0.0212
Pure Chalmers + Input Mapping 0.0039 0.0062 0.2379 0.0400 0.0133 0.0151
Pure Chalmers + Output Mapping 0.0061 0.0071 0.1886 0.0408 0.0129 0.0321
Pure Chalmers + Diff. Mapping 0.0059 0.0073 0.2199 0.0413 0.0151 0.0255
Maximum Absolute Error (MAE)
Fitness DC |S11| |S12| |S21| |S22|
Solution of Proposed Method 0.0019 0.0043 0.0891 0.0087 1.2154 0.1583
Pure Curtice 0.0422 0.0132 0.1028 0.0323 2.9773 0.5257
Pure Curtice + Input Mapping 0.0159 0.0055 0.1733 0.0448 1.6263 0.2616
Pure Curtice + Output Mapping 0.0244 0.0090 0.1241 0.0294 3.0194 0.4360
Pure Curtice + Diff. Mapping 0.0419 0.0132 0.1147 0.0298 3.1051 0.5182
Pure Materka 0.0261 0.0116 0.1483 0.0557 2.9645 0.5163
Pure Materka + Input Mapping 0.0205 0.0100 0.1678 0.0519 2.3200 0.4023
Pure Materka + Output Mapping 0.0235 0.0105 0.1555 0.0468 3.4738 0.4683
Pure Materka + Diff. Mapping 0.0285 0.0139 0.1510 0.0533 3.7128 0.5077
Pure Chalmers 0.0040 0.0027 0.1362 0.0332 1.8802 0.1494
Pure Chalmers + Input Mapping 0.0039 0.0044 0.1631 0.0327 1.9553 0.1480
Pure Chalmers + Output Mapping 0.0061 0.0034 0.2208 0.0275 2.3055 0.1995
Pure Chalmers + Diff. Mapping 0.0059 0.0044 0.2362 0.0324 2.4523 0.2176
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probability to 0.8, and 3 elite individuals were used. The
initial population consists of a pure equivalent circuit model
of each type (Curtice, Chalmers, Materka) withp = 2 and
randomly generated circuits, also withp = 2. The selection
function utilized is Stochastic Universal Sampling [41]. Once
the evolution has terminated, we record the Average Scaled
Error and Maximum Absolute Error (MAE) for the best
solution found. Both error metrics are calculated between th
device data and the predicted model response over theDC and
S-parameter responses. The MAE between the true valuesy
and the predicted values̃y is defined as
MAE(y, ỹ) = max(|y− ỹ|) (22)
For the MESFET problem, the final solution and two
intermediate solutions generated by the genetic algorithmare
shown in Fig. 12. The best solution achieved by the genetic
algorithm is a hybrid model that mixes the Curtice and
Chalmers models with suitable mapping structures:
• Mapping: Input mapping on the gate terminal and drain
terminal
• GSbranch: Curtice Diode, Chalmers Capacitor
• GD branch: Curtice Diode, Chalmers Capacitor,
Chalmers Capacitor
• DS branch: Chalmers Source, Chalmers Source, Curtice
Source
Note that we have duplicate model elements in theGD andDS
branches. Although these elements have the same type, their
parameters are different (due to the optimization) thus their
behavior is not the same.
For purposes of comparison, the data was also modeled
using pure forms of each of the different equivalent circuit
model types. We use the term “pure model” to represent
conventional Neuro-SM models where all branches of the
equivalent circuit belong to the same model type (i.e., no mix
of branches from different types of models), and there is only
one type of mapping for both the gate and drain terminals (e.g.,
the standard Chalmers model with input mapping on both gate
and drain terminals). Fig. 13 shows a plot of theS-parameters
at 2 specific bias values for the genetic algorithm solution and
two other models. From the figure it can be observed that a
pure Materka model with input mapping performs better than
a pure Curtice model. A pure Chalmers model with output
mapping performs even better.
Fig. 14 shows how the evolved solution compares to each
of the pure models (the exact numbers can be found in Table
II). As can be seen from Fig. 14, the circuit generated by the
genetic algorithm is the best solution (lowest fitness) overall
other types of models under test. Regarding the average error it
performs best onDC, S12, S21 and gives the same performance
as the best pure model onS22. The lesser performance onS11
turns out to be due to a lower accuracy on the real part ofS11
that gets magnified when calculating the Average Scaled Error
of the magnitude (the generated solution is the best solution of
the imaginary component). Fig. 14 shows the accuracy in terms
of average error. Worst case performance is shown in Fig.
15 and the general tendency is the same. The solution found
by the proposed evolutionary Neuro-SM algorithm performs
Figure 16: Physical structure of a HEMT device used for
generating fine data in the MINIMOS physics based device
simulator.
equal to (forDC andS22) or better than (forS11,S12 andS21)
any of the pure models. Especially forS21 the worst case
accuracy of the proposed solution is significantly better.
Note that in this example, the data generator is an existing
ADS model for convenience of illustration. Note also that the
data generator is chosen such that the equations producing
the data clearly differ from that of the coarse models used
for mapping (Curtice, Chalmers, Materka). Thus this example
confirms that, eventhough the given coarse models used for
mapping are different from that of the data generator, the
proposed method can map the coarse model onto the data with
good accuracy. This confirmation provides evidence that in
reality when the fine model is unknown, the proposed method
will produce an accurate model by mapping existing models
closely to the data.
B. Evolutionary Modeling of a HEMT Device
The High Electron Mobility Transistor (HEMT) device is
important in high frequency circuit design. In this example,
the proposed technique is used to learn physics-based data
of a HEMT device [13], with the training data (DC and
bias dependent S-parameter data) generated from a physics-
based device simulator, MINIMOS [42], by solving the device
Poisson equations. The data is available at 40 frequencies (1-
40GHz) and 125 biases (Vg ∈ [−5,−1] V, Vd ∈ [0,3] V).
The HEMT structure used in setting up the physics-based
simulator is shown in Fig. 16 [13]. Since this is a more
complex modeling problem we also add the necessary extrinsic
components, though they remain fixed throughout the evolu-
tion. The same configuration (chomosomal encoding, genetic
algorithm settings, ADS settings) as the first example is used.
The final solution and two intermediate solutions found
by the genetic algorithm are depicted in Fig. 17. The final
solution is a hybrid model with mapping and is made up of
the following elements:
• Mapping: Input mapping on the gate, input mapping and
output mapping on the drain
• GSbranch: Chalmers Capacitor, Curtice Capacitor
• GD branch: Materka Diode, Curtice Diode
• DS branch: Materka Source, Materka Source
TheS-parameter plot for this problem is shown in Fig. 18. The
genetic algorithm generated solution shows clear improvement
over the other pure equivalent circuit models. Figs. 19 and
14
20 show how the accuracy compares with each of the pure
models and models with pre-determined mapping structures.
The exact numbers can be found in Table III. Again we see
that the genetic algorithm solution compares favorably to the
other pure models, both in worst case error and in average
error. From Fig. 19 it is interesting to note that even though
pure Curtice and pure Materka models have high errors on
S11, the solution generated by the genetic algorithm performs
much better while consisting mostly of Materka and Curtice
elements.
(a) Initial solution from the first generation (fitness
= 1.070)
(b) Intermediate solution (fitness = 0.256)
(c) Final solution after 100 generations (fitness = 0.109)
Figure 17: Genetic algorithm generated solutions for the
HEMT example.
This is a clear example of how mixing model types can
improve accuracy. For the other components the evolved
solution is competitive with a Chalmers-based model, with
the former having an overall advantage (lower fitness) due to
the improved worst case behavior.
IV. CONCLUSION AND FUTURE WORK
We address the problem when existing empirical models
have difficulty fitting new devices well. Previous research in
this direction has shown that the Neuro-SM methods that
augment equivalent circuit models with mapping structurescan
deliver promising results. However, determining the optimal
combination of mapping structure and equivalent circuit model
remains a user intensive process.
In this paper we have presented an evolutionary approach
to Neuro-SM based modeling of microwave devices that
tackles this. Good results were demonstrated on two modeling
problems. Through the use of a genetic algorithm, the search
for the optimal hybrid combination can be performed more
efficiently allowing for potentially large gains in accuracy and
performance.
A disadvantage of being based on evolutionary algorithms
is that results are not deterministic. However, a strength
of this approach is that, since the initial population of the
genetic algorithm can be seeded with the existing models,
for a particular new device the solution produced by the
evolutionary process can be guaranteed to be at least as good
as what is currently available. Though in the majority of cases,
the generated solution will be superior. A second advantage
of evolutionary search is that it runs fully autonomously. Its
applicability is limited only by the available computing power
(which has currently been commoditized due to the rise of
multi-core CPUs, clusters, grids and clouds). Our algorithm
has taken advantage of this feature and thus naturally scales
with the increasing computing power that is made available.
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Device Data Solution by Proposed Method   Pure Curtice   Pure Materka + Input Mapping
Figure 18:S-parameter plot for(Vg,Vd) ∈ {(−0.4,0.1),(−0.2,3)} for the HEMT example.

































Hybrid Solution by Proposed Method (left most bar)
Pure Curtice
Pure Curtice + Input Mapping
Pure Curtice + Output Mapping
Pure Curtice + Diff Mapping
Pure Materka
Pure Materka + Input Mapping
Pure Materka + Output Mapping
Pure Materka + Diff Mapping
Pure Chalmers
Pure Chalmers + Input Mapping
Pure Chalmers + Output Mapping
Pure Chalmers + Diff Mapping (right most bar)
Figure 19: Comparison of the model from the proposed evolutionary modeling method with pure models on the HEMT modeling
problem (Average Scaled Error). A lower fitness value means amore accurate model. The solution from the proposed method
is a hybrid model with mappings and gives the best accuracy overall.
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Hybrid Solution by Proposed Method (left most bar)
Pure Curtice
Pure Curtice + Input Mapping
Pure Curtice + Output Mapping
Pure Curtice + Diff Mapping
Pure Materka
Pure Materka + Input Mapping
Pure Materka + Output Mapping
Pure Materka + Diff Mapping
Pure Chalmers
Pure Chalmers + Input Mapping
Pure Chalmers + Output Mapping
Pure Chalmers + Diff Mapping (right most bar)
Figure 20: Comparison of the model from the proposed evolutionary modeling method with pure models on the HEMT
modeling problem (Maximum Absolute Error). A lower fitness value means a more accurate model. The solution from the
proposed method, which is a hybrid model with mappings, gives th best accuracy.
Table III: Comparison of the model from the proposed evolutinary modeling method with pure models on the HEMT modeling
problem. A lower fitness values means a more accurate model. Th solution from the proposed method is a hybrid model with
mappings and gives the best accuracy overall.
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